33 lines
1.2 KiB
Diff
33 lines
1.2 KiB
Diff
From a120815200adaf3ac28ccf3a1813c78b4be02cc4 Mon Sep 17 00:00:00 2001
|
|
From: Kathiravan Thirumoorthy <quic_kathirav@quicinc.com>
|
|
Date: Thu, 14 Sep 2023 12:29:59 +0530
|
|
Subject: [PATCH] arm64: dts: qcom: ipq6018: include the GPLL0 as clock
|
|
provider for mailbox
|
|
|
|
While the kernel is booting up, APSS PLL will be running at 800MHz with
|
|
GPLL0 as source. Once the cpufreq driver is available, APSS PLL will be
|
|
configured to the rate based on the opp table and the source also will
|
|
be changed to APSS_PLL_EARLY. So allow the mailbox to consume the GPLL0,
|
|
with this inclusion, CPU Freq correctly reports that CPU is running at
|
|
800MHz rather than 24MHz.
|
|
|
|
Signed-off-by: Kathiravan Thirumoorthy <quic_kathirav@quicinc.com>
|
|
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org>
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq6018.dtsi | 4 ++--
|
|
1 file changed, 2 insertions(+), 2 deletions(-)
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq6018.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq6018.dtsi
|
|
@@ -504,8 +504,8 @@
|
|
compatible = "qcom,ipq6018-apcs-apps-global";
|
|
reg = <0x0 0x0b111000 0x0 0x1000>;
|
|
#clock-cells = <1>;
|
|
- clocks = <&a53pll>, <&xo>;
|
|
- clock-names = "pll", "xo";
|
|
+ clocks = <&a53pll>, <&xo>, <&gcc GPLL0>;
|
|
+ clock-names = "pll", "xo", "gpll0";
|
|
#mbox-cells = <1>;
|
|
};
|
|
|