32 lines
1.2 KiB
Diff
32 lines
1.2 KiB
Diff
From f818ed9b9033ef7fbe45a7f5e2fc8c0d0cfe8c1d Mon Sep 17 00:00:00 2001
|
|
From: Maxime Ripard <maxime@cerno.tech>
|
|
Date: Mon, 25 Oct 2021 17:29:01 +0200
|
|
Subject: [PATCH] drm/vc4: hdmi: Raise the maximum clock rate
|
|
|
|
Now that we have the infrastructure in place, we can raise the maximum
|
|
pixel rate we can reach for HDMI0 on the BCM2711.
|
|
|
|
HDMI1 is left untouched since its pixelvalve has a smaller FIFO and
|
|
would need a clock faster than what we can provide to support the same
|
|
modes.
|
|
|
|
Acked-by: Thomas Zimmermann <tzimmermann@suse.de>
|
|
Reviewed-by: Dave Stevenson <dave.stevenson@raspberrypi.com>
|
|
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
|
|
Link: https://lore.kernel.org/r/20211025152903.1088803-9-maxime@cerno.tech
|
|
---
|
|
drivers/gpu/drm/vc4/vc4_hdmi.c | 2 +-
|
|
1 file changed, 1 insertion(+), 1 deletion(-)
|
|
|
|
--- a/drivers/gpu/drm/vc4/vc4_hdmi.c
|
|
+++ b/drivers/gpu/drm/vc4/vc4_hdmi.c
|
|
@@ -2378,7 +2378,7 @@ static const struct vc4_hdmi_variant bcm
|
|
.encoder_type = VC4_ENCODER_TYPE_HDMI0,
|
|
.debugfs_name = "hdmi0_regs",
|
|
.card_name = "vc4-hdmi-0",
|
|
- .max_pixel_clock = HDMI_14_MAX_TMDS_CLK,
|
|
+ .max_pixel_clock = 600000000,
|
|
.registers = vc5_hdmi_hdmi0_fields,
|
|
.num_registers = ARRAY_SIZE(vc5_hdmi_hdmi0_fields),
|
|
.phy_lane_mapping = {
|