mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2024-06-15 11:43:54 +02:00
![Christian Marangi](/assets/img/avatar_default.png)
Since with recent kernel version DTS moved to a dedicated directory, it's required to split files to per kernel version to follow kernel version directory structure. Also makes use of DEVICE_DTS_DIR to target the correct DTS directory based on the kernel version. Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
396 lines
6.1 KiB
Plaintext
396 lines
6.1 KiB
Plaintext
#include "qcom-ipq8065-smb208.dtsi"
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/leds/common.h>
|
|
|
|
/ {
|
|
model = "ZyXEL NBG6817";
|
|
compatible = "zyxel,nbg6817", "qcom,ipq8065", "qcom,ipq8064";
|
|
|
|
memory@0 {
|
|
reg = <0x42000000 0x1e000000>;
|
|
device_type = "memory";
|
|
};
|
|
|
|
aliases {
|
|
mdio-gpio0 = &mdio0;
|
|
sdcc1 = &sdcc1;
|
|
|
|
led-boot = &power;
|
|
led-failsafe = &power;
|
|
led-running = &power;
|
|
led-upgrade = &power;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "rootfstype=squashfs,ext4 rootwait noinitrd fstools_ignore_partname=1";
|
|
append-rootblock = "root=/dev/mmcblk0p";
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
pinctrl-0 = <&button_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
wifi {
|
|
label = "wifi";
|
|
gpios = <&qcom_pinmux 53 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RFKILL>;
|
|
linux,input-type = <EV_SW>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&qcom_pinmux 54 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
wps {
|
|
label = "wps";
|
|
gpios = <&qcom_pinmux 65 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_WPS_BUTTON>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
pinctrl-0 = <&led_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
internet {
|
|
label = "white:internet";
|
|
gpios = <&qcom_pinmux 64 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
power: power {
|
|
function = LED_FUNCTION_POWER;
|
|
color = <LED_COLOR_ID_WHITE>;
|
|
gpios = <&qcom_pinmux 9 GPIO_ACTIVE_HIGH>;
|
|
default-state = "keep";
|
|
};
|
|
|
|
wifi2g {
|
|
label = "amber:wifi2g";
|
|
gpios = <&qcom_pinmux 33 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
/* wifi2g amber from the manual is missing */
|
|
|
|
wifi5g {
|
|
label = "amber:wifi5g";
|
|
gpios = <&qcom_pinmux 26 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
/* wifi5g amber from the manual is missing */
|
|
};
|
|
};
|
|
|
|
&qcom_pinmux {
|
|
button_pins: button_pins {
|
|
mux {
|
|
pins = "gpio53", "gpio54", "gpio65";
|
|
function = "gpio";
|
|
drive-strength = <2>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
led_pins: led_pins {
|
|
mux {
|
|
pins = "gpio9", "gpio26", "gpio33", "gpio64";
|
|
function = "gpio";
|
|
drive-strength = <2>;
|
|
bias-pull-down;
|
|
};
|
|
};
|
|
|
|
mdio0_pins: mdio0-pins {
|
|
clk {
|
|
pins = "gpio1";
|
|
input-disable;
|
|
};
|
|
};
|
|
|
|
rgmii2_pins: rgmii2-pins {
|
|
tx {
|
|
pins = "gpio27", "gpio28", "gpio29", "gpio30", "gpio31", "gpio32" ;
|
|
input-disable;
|
|
};
|
|
};
|
|
|
|
spi_pins: spi_pins {
|
|
cs {
|
|
pins = "gpio20";
|
|
drive-strength = <12>;
|
|
};
|
|
};
|
|
|
|
usb0_pwr_en_pins: usb0_pwr_en_pins {
|
|
mux {
|
|
pins = "gpio16", "gpio17";
|
|
function = "gpio";
|
|
drive-strength = <12>;
|
|
};
|
|
|
|
pwr {
|
|
pins = "gpio17";
|
|
bias-pull-down;
|
|
output-high;
|
|
};
|
|
|
|
ovc {
|
|
pins = "gpio16";
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
usb1_pwr_en_pins: usb1_pwr_en_pins {
|
|
mux {
|
|
pins = "gpio14", "gpio15";
|
|
function = "gpio";
|
|
drive-strength = <12>;
|
|
};
|
|
|
|
pwr {
|
|
pins = "gpio14";
|
|
bias-pull-down;
|
|
output-high;
|
|
};
|
|
|
|
ovc {
|
|
pins = "gpio15";
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
};
|
|
|
|
&gsbi5 {
|
|
qcom,mode = <GSBI_PROT_SPI>;
|
|
status = "okay";
|
|
|
|
spi4: spi@1a280000 {
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&spi_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
cs-gpios = <&qcom_pinmux 20 GPIO_ACTIVE_HIGH>;
|
|
|
|
m25p80@0 {
|
|
compatible = "jedec,spi-nor";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
spi-max-frequency = <51200000>;
|
|
reg = <0>;
|
|
|
|
partitions {
|
|
compatible = "qcom,smem-part";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&hs_phy_0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&ss_phy_0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb3_0 {
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&usb0_pwr_en_pins>;
|
|
pinctrl-names = "default";
|
|
};
|
|
|
|
&hs_phy_1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&ss_phy_1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb3_1 {
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&usb1_pwr_en_pins>;
|
|
pinctrl-names = "default";
|
|
};
|
|
|
|
&pcie0 {
|
|
status = "okay";
|
|
reset-gpios = <&qcom_pinmux 3 GPIO_ACTIVE_LOW>;
|
|
pinctrl-0 = <&pcie0_pins>;
|
|
pinctrl-names = "default";
|
|
};
|
|
|
|
&pcie1 {
|
|
status = "okay";
|
|
reset-gpios = <&qcom_pinmux 48 GPIO_ACTIVE_LOW>;
|
|
pinctrl-0 = <&pcie1_pins>;
|
|
pinctrl-names = "default";
|
|
max-link-speed = <1>;
|
|
};
|
|
|
|
&mdio0 {
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&mdio0_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
switch@10 {
|
|
compatible = "qca,qca8337";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x10>;
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
label = "cpu";
|
|
ethernet = <&gmac1>;
|
|
phy-mode = "rgmii";
|
|
tx-internal-delay-ps = <1000>;
|
|
rx-internal-delay-ps = <1000>;
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
|
|
port@1 {
|
|
reg = <1>;
|
|
label = "lan1";
|
|
phy-mode = "internal";
|
|
phy-handle = <&phy_port1>;
|
|
};
|
|
|
|
port@2 {
|
|
reg = <2>;
|
|
label = "lan2";
|
|
phy-mode = "internal";
|
|
phy-handle = <&phy_port2>;
|
|
};
|
|
|
|
port@3 {
|
|
reg = <3>;
|
|
label = "lan3";
|
|
phy-mode = "internal";
|
|
phy-handle = <&phy_port3>;
|
|
};
|
|
|
|
port@4 {
|
|
reg = <4>;
|
|
label = "lan4";
|
|
phy-mode = "internal";
|
|
phy-handle = <&phy_port4>;
|
|
};
|
|
|
|
port@5 {
|
|
reg = <5>;
|
|
label = "wan";
|
|
phy-mode = "internal";
|
|
phy-handle = <&phy_port5>;
|
|
};
|
|
|
|
port@6 {
|
|
reg = <6>;
|
|
label = "cpu";
|
|
ethernet = <&gmac2>;
|
|
phy-mode = "sgmii";
|
|
qca,sgmii-enable-pll;
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
};
|
|
|
|
mdio {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
phy_port1: phy@0 {
|
|
reg = <0>;
|
|
};
|
|
|
|
phy_port2: phy@1 {
|
|
reg = <1>;
|
|
};
|
|
|
|
phy_port3: phy@2 {
|
|
reg = <2>;
|
|
};
|
|
|
|
phy_port4: phy@3 {
|
|
reg = <3>;
|
|
};
|
|
|
|
phy_port5: phy@4 {
|
|
reg = <4>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&gmac1 {
|
|
status = "okay";
|
|
phy-mode = "rgmii";
|
|
qcom,id = <1>;
|
|
qcom,phy_mdio_addr = <4>;
|
|
qcom,poll_required = <0>;
|
|
qcom,rgmii_delay = <1>;
|
|
qcom,phy_mii_type = <0>;
|
|
qcom,emulation = <0>;
|
|
qcom,irq = <255>;
|
|
mdiobus = <&mdio0>;
|
|
|
|
pinctrl-0 = <&rgmii2_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
|
|
&gmac2 {
|
|
status = "okay";
|
|
phy-mode = "sgmii";
|
|
qcom,id = <2>;
|
|
qcom,phy_mdio_addr = <0>; /* none */
|
|
qcom,poll_required = <0>; /* no polling */
|
|
qcom,rgmii_delay = <0>;
|
|
qcom,phy_mii_type = <1>;
|
|
qcom,emulation = <0>;
|
|
qcom,irq = <258>;
|
|
mdiobus = <&mdio0>;
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
|
|
&sdcc1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&adm_dma {
|
|
status = "okay";
|
|
};
|