mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2024-06-15 11:43:54 +02:00
d840d1fdf9
Since with recent kernel version DTS moved to a dedicated directory, it's required to split files to per kernel version to follow kernel version directory structure. Also makes use of DEVICE_DTS_DIR to target the correct DTS directory based on the kernel version. Signed-off-by: Christian Marangi <ansuelsmth@gmail.com>
623 lines
10 KiB
Plaintext
623 lines
10 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
#include "qcom-ipq8064-v2.0-smb208.dtsi"
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/leds/common.h>
|
|
|
|
/ {
|
|
model = "Buffalo WXR-2533DHP";
|
|
compatible = "buffalo,wxr-2533dhp", "qcom,ipq8064";
|
|
|
|
memory@42000000 {
|
|
reg = <0x42000000 0x1e000000>;
|
|
device_type = "memory";
|
|
};
|
|
|
|
aliases {
|
|
led-boot = &power;
|
|
led-failsafe = &diag;
|
|
led-running = &power;
|
|
led-upgrade = &power;
|
|
};
|
|
|
|
chosen {
|
|
/* use "ubi_rootfs" volume in "ubi" partition as rootfs */
|
|
bootargs = "ubi.block=0,1 root=/dev/ubiblock0_1 rootfstype=squashfs";
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
pinctrl-0 = <&led_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
usb {
|
|
function = LED_FUNCTION_USB;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
gpios = <&qcom_pinmux 7 GPIO_ACTIVE_HIGH>;
|
|
linux,default-trigger = "usbport";
|
|
trigger-sources = <&hub_port0 &hub_port1>;
|
|
};
|
|
|
|
guestport {
|
|
label = "green:guestport";
|
|
gpios = <&qcom_pinmux 8 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
diag: diag {
|
|
label = "orange:diag";
|
|
gpios = <&qcom_pinmux 9 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
internet_orange {
|
|
label = "orange:internet";
|
|
gpios = <&qcom_pinmux 16 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
internet_white {
|
|
label = "white:internet";
|
|
gpios = <&qcom_pinmux 22 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
wireless_orange {
|
|
label = "orange:wireless";
|
|
gpios = <&qcom_pinmux 23 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
wireless_white {
|
|
label = "white:wireless";
|
|
gpios = <&qcom_pinmux 24 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
router_orange {
|
|
label = "orange:router";
|
|
gpios = <&qcom_pinmux 25 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
router_white {
|
|
label = "white:router";
|
|
gpios = <&qcom_pinmux 26 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
power: power {
|
|
function = LED_FUNCTION_POWER;
|
|
color = <LED_COLOR_ID_WHITE>;
|
|
gpios = <&qcom_pinmux 53 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
pinctrl-0 = <&button_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
power {
|
|
label = "power";
|
|
gpios = <&qcom_pinmux 58 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_POWER>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&qcom_pinmux 54 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
wps {
|
|
label = "wps";
|
|
gpios = <&qcom_pinmux 65 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_WPS_BUTTON>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
eject {
|
|
label = "eject";
|
|
gpios = <&qcom_pinmux 6 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_EJECTCD>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
guest {
|
|
label = "guest";
|
|
gpios = <&qcom_pinmux 64 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_0>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
ap {
|
|
label = "ap";
|
|
gpios = <&qcom_pinmux 55 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_1>;
|
|
linux,input-type = <EV_SW>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
router {
|
|
label = "router";
|
|
gpios = <&qcom_pinmux 56 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_1>;
|
|
linux,input-type = <EV_SW>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
|
|
auto {
|
|
label = "auto";
|
|
gpios = <&qcom_pinmux 57 GPIO_ACTIVE_LOW>;
|
|
linux,code = <BTN_1>;
|
|
linux,input-type = <EV_SW>;
|
|
debounce-interval = <60>;
|
|
wakeup-source;
|
|
};
|
|
};
|
|
};
|
|
|
|
&nand {
|
|
status = "okay";
|
|
|
|
cs@0 {
|
|
reg = <0>;
|
|
compatible = "qcom,nandcs";
|
|
|
|
nand-ecc-strength = <4>;
|
|
nand-bus-width = <8>;
|
|
nand-ecc-step-size = <512>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
ubi@0 {
|
|
label = "ubi";
|
|
reg = <0x0000000 0x4000000>;
|
|
};
|
|
|
|
rootfs_1@4000000 {
|
|
label = "rootfs_1";
|
|
reg = <0x4000000 0x4000000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&adm_dma {
|
|
status = "okay";
|
|
};
|
|
|
|
&mdio0 {
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&mdio0_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
switch@10 {
|
|
compatible = "qca,qca8337";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x10>;
|
|
|
|
ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
port@0 {
|
|
reg = <0>;
|
|
label = "cpu";
|
|
ethernet = <&gmac1>;
|
|
phy-mode = "rgmii";
|
|
tx-internal-delay-ps = <1000>;
|
|
rx-internal-delay-ps = <1000>;
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
|
|
port@1 {
|
|
reg = <1>;
|
|
label = "lan1";
|
|
phy-mode = "internal";
|
|
phy-handle = <&phy_port1>;
|
|
};
|
|
|
|
port@2 {
|
|
reg = <2>;
|
|
label = "lan2";
|
|
phy-mode = "internal";
|
|
phy-handle = <&phy_port2>;
|
|
};
|
|
|
|
port@3 {
|
|
reg = <3>;
|
|
label = "lan3";
|
|
phy-mode = "internal";
|
|
phy-handle = <&phy_port3>;
|
|
};
|
|
|
|
port@4 {
|
|
reg = <4>;
|
|
label = "lan4";
|
|
phy-mode = "internal";
|
|
phy-handle = <&phy_port4>;
|
|
};
|
|
|
|
port@5 {
|
|
reg = <5>;
|
|
label = "wan";
|
|
phy-mode = "internal";
|
|
phy-handle = <&phy_port5>;
|
|
};
|
|
|
|
port@6 {
|
|
reg = <6>;
|
|
label = "cpu";
|
|
ethernet = <&gmac2>;
|
|
phy-mode = "sgmii";
|
|
qca,sgmii-enable-pll;
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
};
|
|
|
|
mdio {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
phy_port1: phy@0 {
|
|
reg = <0>;
|
|
};
|
|
|
|
phy_port2: phy@1 {
|
|
reg = <1>;
|
|
};
|
|
|
|
phy_port3: phy@2 {
|
|
reg = <2>;
|
|
};
|
|
|
|
phy_port4: phy@3 {
|
|
reg = <3>;
|
|
};
|
|
|
|
phy_port5: phy@4 {
|
|
reg = <4>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&gmac1 {
|
|
status = "okay";
|
|
|
|
phy-mode = "rgmii";
|
|
qcom,id = <1>;
|
|
|
|
pinctrl-0 = <&rgmii2_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
nvmem-cells = <&macaddr_ART_6>;
|
|
nvmem-cell-names = "mac-address";
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
|
|
&gmac2 {
|
|
status = "okay";
|
|
|
|
phy-mode = "sgmii";
|
|
qcom,id = <2>;
|
|
|
|
nvmem-cells = <&macaddr_ART_0>;
|
|
nvmem-cell-names = "mac-address";
|
|
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
|
|
&gsbi4_serial {
|
|
pinctrl-0 = <&uart0_pins>;
|
|
pinctrl-names = "default";
|
|
};
|
|
|
|
&gsbi5 {
|
|
status = "okay";
|
|
qcom,mode = <GSBI_PROT_SPI>;
|
|
|
|
spi@1a280000 {
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&spi_pins>;
|
|
pinctrl-names = "default";
|
|
|
|
cs-gpios = <&qcom_pinmux 20 GPIO_ACTIVE_HIGH>;
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
spi-max-frequency = <50000000>;
|
|
reg = <0>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
SBL1@0 {
|
|
label = "SBL1";
|
|
reg = <0x0 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
MIBIB@10000 {
|
|
label = "MIBIB";
|
|
reg = <0x10000 0x20000>;
|
|
read-only;
|
|
};
|
|
|
|
SBL2@30000 {
|
|
label = "SBL2";
|
|
reg = <0x30000 0x30000>;
|
|
read-only;
|
|
};
|
|
|
|
SBL3@60000 {
|
|
label = "SBL3";
|
|
reg = <0x60000 0x30000>;
|
|
read-only;
|
|
};
|
|
|
|
DDRCONFIG@90000 {
|
|
label = "DDRCONFIG";
|
|
reg = <0x90000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
SSD@a0000 {
|
|
label = "SSD";
|
|
reg = <0xa0000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
TZ@b0000 {
|
|
label = "TZ";
|
|
reg = <0xb0000 0x30000>;
|
|
read-only;
|
|
};
|
|
|
|
RPM@e0000 {
|
|
label = "RPM";
|
|
reg = <0xe0000 0x20000>;
|
|
read-only;
|
|
};
|
|
|
|
APPSBL@100000 {
|
|
label = "APPSBL";
|
|
reg = <0x100000 0x70000>;
|
|
read-only;
|
|
};
|
|
|
|
APPSBLENV@170000 {
|
|
label = "APPSBLENV";
|
|
reg = <0x170000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
ART@180000 {
|
|
label = "ART";
|
|
reg = <0x180000 0x40000>;
|
|
read-only;
|
|
|
|
nvmem-layout {
|
|
compatible = "fixed-layout";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
macaddr_ART_0: macaddr@0 {
|
|
reg = <0x0 0x6>;
|
|
};
|
|
|
|
macaddr_ART_6: macaddr@6 {
|
|
reg = <0x6 0x6>;
|
|
};
|
|
|
|
macaddr_ART_18: macaddr@18 {
|
|
reg = <0x18 0x6>;
|
|
};
|
|
|
|
macaddr_ART_1e: macaddr@1e {
|
|
reg = <0x1e 0x6>;
|
|
};
|
|
|
|
precal_ART_1000: precal@1000 {
|
|
reg = <0x1000 0x2f20>;
|
|
};
|
|
|
|
precal_ART_5000: precal@5000 {
|
|
reg = <0x5000 0x2f20>;
|
|
};
|
|
};
|
|
};
|
|
|
|
BOOTCONFIG@1c0000 {
|
|
label = "BOOTCONFIG";
|
|
reg = <0x1c0000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
APPSBL_1@1d0000 {
|
|
label = "APPSBL_1";
|
|
reg = <0x1d0000 0x70000>;
|
|
read-only;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&hs_phy_0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&ss_phy_0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb3_0 {
|
|
status = "okay";
|
|
|
|
pinctrl-0 = <&usb_pwr_en_pins>;
|
|
pinctrl-names = "default";
|
|
};
|
|
|
|
&hs_phy_1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&ss_phy_1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb3_1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&dwc3_0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
hub_port0: port@1 {
|
|
reg = <1>;
|
|
#trigger-source-cells = <0>;
|
|
};
|
|
};
|
|
|
|
&dwc3_1 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
hub_port1: port@1 {
|
|
reg = <1>;
|
|
#trigger-source-cells = <0>;
|
|
};
|
|
};
|
|
|
|
&pcie0 {
|
|
status = "okay";
|
|
|
|
bridge@0,0 {
|
|
reg = <0x00000000 0 0 0 0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
wifi@1,0 {
|
|
compatible = "pci168c,0040";
|
|
reg = <0x00010000 0 0 0 0>;
|
|
|
|
nvmem-cells = <&macaddr_ART_1e>, <&precal_ART_1000>;
|
|
nvmem-cell-names = "mac-address", "pre-calibration";
|
|
};
|
|
};
|
|
};
|
|
|
|
&pcie1 {
|
|
status = "okay";
|
|
max-link-speed = <1>;
|
|
|
|
bridge@0,0 {
|
|
reg = <0x00000000 0 0 0 0>;
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
wifi@1,0 {
|
|
compatible = "pci168c,0040";
|
|
reg = <0x00010000 0 0 0 0>;
|
|
|
|
nvmem-cells = <&macaddr_ART_18>, <&precal_ART_5000>;
|
|
nvmem-cell-names = "mac-address", "pre-calibration";
|
|
};
|
|
};
|
|
};
|
|
|
|
&qcom_pinmux {
|
|
button_pins: button_pins {
|
|
mux {
|
|
pins = "gpio6", "gpio54", "gpio55", "gpio56", "gpio57",
|
|
"gpio58", "gpio64", "gpio65";
|
|
function = "gpio";
|
|
drive-strength = <2>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
led_pins: led_pins {
|
|
mux {
|
|
pins = "gpio7", "gpio8", "gpio9", "gpio16", "gpio22",
|
|
"gpio23", "gpio24", "gpio25", "gpio26", "gpio53";
|
|
function = "gpio";
|
|
drive-strength = <2>;
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
uart0_pins: uart0_pins {
|
|
mux {
|
|
pins = "gpio10", "gpio11";
|
|
function = "gsbi4";
|
|
drive-strength = <12>;
|
|
bias-disable;
|
|
};
|
|
};
|
|
|
|
spi_pins: spi_pins {
|
|
mux {
|
|
pins = "gpio18", "gpio19", "gpio21";
|
|
function = "gsbi5";
|
|
bias-pull-down;
|
|
};
|
|
|
|
data {
|
|
pins = "gpio18", "gpio19";
|
|
drive-strength = <10>;
|
|
};
|
|
|
|
cs{
|
|
pins = "gpio20";
|
|
drive-strength = <10>;
|
|
bias-pull-up;
|
|
};
|
|
|
|
clk {
|
|
pins = "gpio21";
|
|
drive-strength = <12>;
|
|
};
|
|
};
|
|
|
|
usb_pwr_en_pins: usb_pwr_en_pins {
|
|
mux{
|
|
pins = "gpio68";
|
|
function = "gpio";
|
|
drive-strength = <2>;
|
|
bias-pull-up;
|
|
output-high;
|
|
};
|
|
};
|
|
};
|