1
0
mirror of https://git.openwrt.org/openwrt/openwrt.git synced 2024-06-20 15:48:26 +02:00
openwrt/target/linux/realtek
Sander Vanheule 1773264a0c realtek: correct egress frame port verification
Destination switch ports for outgoing frame can range from 0 to
CPU_PORT-1.

Refactor the code to only generate egress frame CPU headers when a valid
destination port number is available, and make the code a bit more
consistent between different switch generations. Change the dest_port
argument's type to 'unsigned int', since only positive values are valid.

This fixes the issue where egress frames on switch port 0 did not
receive a VLAN tag, because they are sent out without a CPU header.
Also fixes a potential issue with invalid (negative) egress port numbers
on RTL93xx switches.

Reported-by: Arınç ÜNAL <arinc.unal@xeront.com>
Suggested-by: Birger Koblitz <mail@birger-koblitz.de>
Tested-by: Luiz Angelo Daros de Luca <luizluca@gmail.com>
Signed-off-by: Sander Vanheule <sander@svanheule.net>
2022-07-17 10:06:51 +02:00
..
base-files realtek: add ZyXEL GS1900-24HP v1 support 2022-04-16 17:26:56 +02:00
dts-5.10 realtek: add mux pinctrl for rtl931x 2022-07-10 09:54:35 +02:00
files/firmware/rtl838x_phy
files-5.10 realtek: correct egress frame port verification 2022-07-17 10:06:51 +02:00
image realtek: build sane factory images for DGS-1210 models 2022-07-08 20:15:22 +02:00
patches-5.10 kernel: bump 5.10 to 5.10.120 2022-06-06 19:20:02 +02:00
profiles target: use SPDX license identifiers on Makefiles 2021-02-10 15:47:18 +01:00
rtl838x generic: enable CRYPTO_LIB_BLAKE2S[_X86|_ARM] 2022-06-24 17:10:24 +02:00
rtl839x generic: enable CRYPTO_LIB_BLAKE2S[_X86|_ARM] 2022-06-24 17:10:24 +02:00
rtl930x generic: enable CRYPTO_LIB_BLAKE2S[_X86|_ARM] 2022-06-24 17:10:24 +02:00
rtl931x generic: enable CRYPTO_LIB_BLAKE2S[_X86|_ARM] 2022-06-24 17:10:24 +02:00
Makefile realtek: Fix tc default package 2022-03-29 13:43:01 +02:00