mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2024-06-15 03:33:52 +02:00
cddd459140
Add patches for linux-5.4. The patches are from NXP LSDK-20.04 release which was tagged LSDK-20.04-V5.4. https://source.codeaurora.org/external/qoriq/qoriq-components/linux/ For boards LS1021A-IOT, and Traverse-LS1043 which are not involved in LSDK, port the dts patches from 4.14. The patches are sorted into the following categories: 301-arch-xxxx 302-dts-xxxx 303-core-xxxx 701-net-xxxx 801-audio-xxxx 802-can-xxxx 803-clock-xxxx 804-crypto-xxxx 805-display-xxxx 806-dma-xxxx 807-gpio-xxxx 808-i2c-xxxx 809-jailhouse-xxxx 810-keys-xxxx 811-kvm-xxxx 812-pcie-xxxx 813-pm-xxxx 814-qe-xxxx 815-sata-xxxx 816-sdhc-xxxx 817-spi-xxxx 818-thermal-xxxx 819-uart-xxxx 820-usb-xxxx 821-vfio-xxxx Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
43 lines
1.4 KiB
Diff
43 lines
1.4 KiB
Diff
From dcb4deb92738a2fd3981550dbf18ae96e22bbe80 Mon Sep 17 00:00:00 2001
|
|
From: Robin Gong <yibin.gong@nxp.com>
|
|
Date: Wed, 23 Oct 2019 00:33:42 +0800
|
|
Subject: [PATCH] MLK-22798-1: dmaengine: fsl-edma-v3: do not enable interrupt
|
|
in dev_2_dev
|
|
|
|
Do not enable interrupt in dev_2_dev with cyclic case, since in such
|
|
case no any interrupt needed. Otherwise many interrupt will come in
|
|
every 64 words transfered in ASRC case, which cause heavy system
|
|
loading.
|
|
|
|
Signed-off-by: Robin Gong <yibin.gong@nxp.com>
|
|
Reviewed-by: Shengjiu Wang <shengjiu.wang@nxp.com>
|
|
(cherry picked from commit f0a3172e1ceb04c46377160486ad7dc6ee022850)
|
|
---
|
|
drivers/dma/fsl-edma-v3.c | 4 +++-
|
|
1 file changed, 3 insertions(+), 1 deletion(-)
|
|
|
|
--- a/drivers/dma/fsl-edma-v3.c
|
|
+++ b/drivers/dma/fsl-edma-v3.c
|
|
@@ -560,6 +560,7 @@ static struct dma_async_tx_descriptor *f
|
|
int sg_len, i;
|
|
u32 src_addr, dst_addr, last_sg, nbytes;
|
|
u16 soff, doff, iter;
|
|
+ bool major_int = true;
|
|
|
|
sg_len = buf_len / period_len;
|
|
fsl_desc = fsl_edma3_alloc_desc(fsl_chan, sg_len);
|
|
@@ -600,11 +601,12 @@ static struct dma_async_tx_descriptor *f
|
|
dst_addr = fsl_chan->fsc.dev_addr;
|
|
soff = 0;
|
|
doff = 0;
|
|
+ major_int = false;
|
|
}
|
|
|
|
fsl_edma3_fill_tcd(fsl_chan, fsl_desc->tcd[i].vtcd, src_addr,
|
|
dst_addr, fsl_chan->fsc.attr, soff, nbytes, 0,
|
|
- iter, iter, doff, last_sg, true, false, true);
|
|
+ iter, iter, doff, last_sg, major_int, false, true);
|
|
dma_buf_next += period_len;
|
|
}
|
|
|