mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2024-06-20 23:58:27 +02:00
e3a1e78cd8
It compiles but *doesn't* boot so it isn't enabled yet. Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
52 lines
1.3 KiB
Diff
52 lines
1.3 KiB
Diff
From b1bbe48eec190b6a35f400c5a3ec6b0fc8fc3fe6 Mon Sep 17 00:00:00 2001
|
|
From: =?UTF-8?q?Rafa=C5=82=20Mi=C5=82ecki?= <rafal@milecki.pl>
|
|
Date: Fri, 19 Feb 2021 06:50:27 +0100
|
|
Subject: [PATCH] arm64: dts: broadcom: bcm4908: describe Ethernet controller
|
|
MIME-Version: 1.0
|
|
Content-Type: text/plain; charset=UTF-8
|
|
Content-Transfer-Encoding: 8bit
|
|
|
|
BCM4908 SoCs have an integrated Ethernet controller.
|
|
|
|
Signed-off-by: Rafał Miłecki <rafal@milecki.pl>
|
|
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
|
|
---
|
|
.../boot/dts/broadcom/bcm4908/bcm4908.dtsi | 19 +++++++++++++++++++
|
|
1 file changed, 19 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/broadcom/bcm4908/bcm4908.dtsi
|
|
+++ b/arch/arm64/boot/dts/broadcom/bcm4908/bcm4908.dtsi
|
|
@@ -112,6 +112,14 @@
|
|
#size-cells = <1>;
|
|
ranges = <0x00 0x00 0x80000000 0x281000>;
|
|
|
|
+ enet: ethernet@2000 {
|
|
+ compatible = "brcm,bcm4908-enet";
|
|
+ reg = <0x2000 0x1000>;
|
|
+
|
|
+ interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ interrupt-names = "rx";
|
|
+ };
|
|
+
|
|
usb_phy: usb-phy@c200 {
|
|
compatible = "brcm,bcm4908-usb-phy";
|
|
reg = <0xc200 0x100>;
|
|
@@ -199,6 +207,17 @@
|
|
phy-mode = "internal";
|
|
phy-handle = <&phy11>;
|
|
};
|
|
+
|
|
+ port@8 {
|
|
+ reg = <8>;
|
|
+ phy-mode = "internal";
|
|
+ ethernet = <&enet>;
|
|
+
|
|
+ fixed-link {
|
|
+ speed = <1000>;
|
|
+ full-duplex;
|
|
+ };
|
|
+ };
|
|
};
|
|
};
|
|
|