1
0
mirror of https://git.openwrt.org/openwrt/openwrt.git synced 2024-06-19 23:28:29 +02:00
openwrt/target/linux/ramips/dts/rt5350_nixcore_x1.dtsi
Adrian Schmutzler e4ce3109f2 ramips: simplify state_default/pinctrl0 in device DTS files
The node pinctrl0 is already set up in the SOC DTSI files, but
defined again as member of pinctrl in most of the device DTS(I)
files. This patch removes this redundancy for the entire ramips
target.

Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
2019-12-23 02:24:55 +01:00

154 lines
2.6 KiB
Plaintext

#include "rt5350.dtsi"
#include <dt-bindings/gpio/gpio.h>
/ {
compatible = "nixcore,x1", "ralink,rt5350-soc";
chosen {
bootargs = "console=ttyS1,57600";
};
gpio-export {
compatible = "gpio-export";
#size-cells = <0>;
gpio0 {
gpio-export,name = "gpio0";
gpio-export,direction_may_change = <1>;
gpios = <&gpio0 0 GPIO_ACTIVE_HIGH>;
};
gpio1 {
gpio-export,name = "gpio1";
gpio-export,direction_may_change = <1>;
gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>;
};
/* GPIOs 1-6 are I2C,SPI */
/* GPIO 7-14 are uart1 */
/* GPIOs 15 & 16 are uart2 */
/* JTAG */
gpio17 {
/* JTAG_TDO */
gpio-export,name = "gpio17";
gpio-export,direction_may_change = <1>;
gpios = <&gpio0 17 GPIO_ACTIVE_HIGH>;
};
gpio18 {
/* JTAG_TDI */
gpio-export,name = "gpio18";
gpio-export,direction_may_change = <1>;
gpios = <&gpio0 18 GPIO_ACTIVE_HIGH>;
};
gpio19 {
/* JTAG_TMS */
gpio-export,name = "gpio19";
gpio-export,direction_may_change = <1>;
gpios = <&gpio0 19 GPIO_ACTIVE_HIGH>;
};
gpio20 {
/* JTAG_TCLK */
gpio-export,name = "gpio20";
gpio-export,direction_may_change = <1>;
gpios = <&gpio0 20 GPIO_ACTIVE_HIGH>;
};
gpio21 {
/* JTAG_TRST_N */
gpio-export,name = "gpio21";
gpio-export,direction_may_change = <1>;
gpios = <&gpio0 21 GPIO_ACTIVE_HIGH>;
};
/* ETH LEDs */
/*
gpio22 {
gpio-export,name = "gpio22";
gpio-export,direction_may_change = <1>;
gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>;
};
gpio23 {
gpio-export,name = "gpio23";
gpio-export,direction_may_change = <1>;
gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
};
gpio24 {
gpio-export,name = "gpio24";
gpio-export,direction_may_change = <1>;
gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
};
gpio25 {
gpio-export,name = "gpio25";
gpio-export,direction_may_change = <1>;
gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;
};
*/
gpio26 {
/* ETH4_LED */
gpio-export,name = "gpio26";
gpio-export,direction_may_change = <1>;
gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
};
gpio27 {
/* spi_cs1 */
gpio-export,name = "gpio27";
gpio-export,direction_may_change = <1>;
gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
};
};
};
&gpio0 {
status = "okay";
};
&gpio1 {
status = "okay";
};
&i2c {
status = "okay";
};
&uart {
status = "okay";
reset-names = "gpio uartf";
};
&state_default {
gpio {
ralink,group = "jtag", "led", "spi_cs1";
ralink,function = "gpio";
};
};
&ethernet {
mtd-mac-address = <&factory 0x4>;
};
&esw {
mediatek,portmap = <0x17>;
};
&wmac {
ralink,mtd-eeprom = <&factory 0>;
};
&ehci {
status = "okay";
};
&ohci {
status = "okay";
};