mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2024-06-20 07:38:28 +02:00
Adrian Schmutzler
e4ce3109f2
The node pinctrl0 is already set up in the SOC DTSI files, but defined again as member of pinctrl in most of the device DTS(I) files. This patch removes this redundancy for the entire ramips target. Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
148 lines
2.5 KiB
Plaintext
148 lines
2.5 KiB
Plaintext
/dts-v1/;
|
|
|
|
#include "rt5350.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
compatible = "dlink,dwr-512-b", "ralink,rt5350-soc";
|
|
model = "D-Link DWR-512 B";
|
|
|
|
aliases {
|
|
led-boot = &led_status;
|
|
led-failsafe = &led_status;
|
|
led-running = &led_status;
|
|
led-upgrade = &led_status;
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys-polled";
|
|
poll-interval = <20>;
|
|
|
|
wps {
|
|
label = "wps";
|
|
gpios = <&gpio0 7 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_WPS_BUTTON>;
|
|
};
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
sms {
|
|
label = "dwr-512-b:green:sms";
|
|
gpios = <&gpio0 8 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
led_status: status {
|
|
label = "dwr-512-b:green:status";
|
|
gpios = <&gpio0 9 GPIO_ACTIVE_LOW>;
|
|
};
|
|
2g {
|
|
label = "dwr-512-b:green:2g";
|
|
gpios = <&gpio0 17 GPIO_ACTIVE_LOW>;
|
|
};
|
|
3g {
|
|
label = "dwr-512-b:green:3g";
|
|
gpios = <&gpio0 19 GPIO_ACTIVE_LOW>;
|
|
};
|
|
sstrengthr {
|
|
label = "dwr-512-b:red:sigstrength";
|
|
gpios = <&gpio0 20 GPIO_ACTIVE_LOW>;
|
|
};
|
|
sstrengthg {
|
|
label = "dwr-512-b:green:sigstrength";
|
|
gpios = <&gpio0 21 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
gpio-export {
|
|
compatible = "gpio-export";
|
|
#size-cells = <0>;
|
|
|
|
slic_int {
|
|
gpio-export,name = "slic_int";
|
|
gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
|
|
};
|
|
modem3g_enable {
|
|
gpio-export,name = "modem3g_enable";
|
|
gpio-export,output = <1>;
|
|
gpios = <&gpio0 18 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <30000000>;
|
|
m25p,fast-read;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "jboot";
|
|
reg = <0x0 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@10000 {
|
|
compatible = "amit,jimage";
|
|
label = "firmware";
|
|
reg = <0x10000 0x7e0000>;
|
|
};
|
|
|
|
config: partition@7f0000 {
|
|
label = "config";
|
|
reg = <0x7f0000 0x10000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&spi1 {
|
|
status = "okay";
|
|
|
|
spidev@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "siliconlabs,si3210";
|
|
|
|
reg = <0>;
|
|
spi-max-frequency = <1000000>;
|
|
};
|
|
};
|
|
|
|
&state_default {
|
|
gpio {
|
|
ralink,group = "i2c", "jtag", "uartf";
|
|
ralink,function = "gpio";
|
|
};
|
|
};
|
|
|
|
&esw {
|
|
mediatek,portmap = <0x2f>;
|
|
};
|
|
|
|
ðernet {
|
|
mtd-mac-address = <&config 0xe07e>;
|
|
};
|
|
|
|
&wmac {
|
|
ralink,mtd-eeprom = <&config 0xe08a>;
|
|
ralink,led-polarity = <1>;
|
|
mtd-mac-address = <&config 0xe07e>;
|
|
};
|