mirror of
https://git.openwrt.org/openwrt/openwrt.git
synced 2024-06-19 23:28:29 +02:00
Adrian Schmutzler
e4ce3109f2
The node pinctrl0 is already set up in the SOC DTSI files, but defined again as member of pinctrl in most of the device DTS(I) files. This patch removes this redundancy for the entire ramips target. Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
140 lines
2.2 KiB
Plaintext
140 lines
2.2 KiB
Plaintext
//SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
/dts-v1/;
|
|
|
|
#include "mt7628an.dtsi"
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
/ {
|
|
compatible = "xiaomi,mir4a-100m", "mediatek,mt7628an-soc";
|
|
model = "Xiaomi Mi Router 4A (100M Edition)";
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS0,115200";
|
|
};
|
|
|
|
aliases {
|
|
led-boot = &power_yellow;
|
|
led-failsafe = &power_yellow;
|
|
led-running = &power_blue;
|
|
led-upgrade = &power_yellow;
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
power_blue: power_blue {
|
|
label = "mir4a-100m:blue:power";
|
|
gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
power_yellow: power_yellow {
|
|
label = "mir4a-100m:yellow:power";
|
|
gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
reset {
|
|
label = "reset";
|
|
gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <10000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "bootloader";
|
|
reg = <0x0 0x20000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@20000 {
|
|
label = "config";
|
|
reg = <0x20000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
factory: partition@30000 {
|
|
label = "factory";
|
|
reg = <0x30000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@40000 {
|
|
label = "crash";
|
|
reg = <0x40000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@50000 {
|
|
label = "cfg_bak";
|
|
reg = <0x50000 0x10000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@60000 {
|
|
label = "overlay";
|
|
reg = <0x60000 0x100000>;
|
|
read-only;
|
|
};
|
|
|
|
partition@160000 {
|
|
label = "firmware";
|
|
reg = <0x160000 0xea0000>;
|
|
compatible = "denx,uimage";
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&pcie {
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie0 {
|
|
wifi@0,0 {
|
|
compatible = "mediatek,mt76";
|
|
reg = <0x0000 0 0 0 0>;
|
|
mediatek,mtd-eeprom = <&factory 0x8000>;
|
|
ieee80211-freq-limit = <5000000 6000000>;
|
|
};
|
|
};
|
|
|
|
&state_default {
|
|
gpio {
|
|
ralink,group = "gpio", "wdt", "wled_an";
|
|
ralink,function = "gpio";
|
|
};
|
|
};
|
|
|
|
ðernet {
|
|
mtd-mac-address = <&factory 0x4>;
|
|
mtd-mac-address-increment = <(-1)>;
|
|
};
|
|
|
|
&esw {
|
|
mediatek,portmap = <0x2f>;
|
|
mediatek,portdisable = <0x2a>;
|
|
};
|
|
|
|
&wmac {
|
|
status = "okay";
|
|
};
|