1
0
mirror of https://git.openwrt.org/openwrt/openwrt.git synced 2024-06-20 07:38:28 +02:00
openwrt/target/linux/ramips/dts/mt7620a_sercomm_na930.dts
Adrian Schmutzler e4ce3109f2 ramips: simplify state_default/pinctrl0 in device DTS files
The node pinctrl0 is already set up in the SOC DTSI files, but
defined again as member of pinctrl in most of the device DTS(I)
files. This patch removes this redundancy for the entire ramips
target.

Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
2019-12-23 02:24:55 +01:00

185 lines
2.7 KiB
Plaintext

/dts-v1/;
#include "mt7620a.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
/ {
compatible = "sercomm,na930", "ralink,mt7620a-soc";
model = "Sercomm NA930";
aliases {
led-boot = &led_power;
led-failsafe = &led_power;
led-running = &led_power;
led-upgrade = &led_power;
};
chosen {
bootargs = "console=ttyS1,57600";
};
nand {
compatible = "mtk,mt7620-nand";
partitions {
compatible = "fixed-partitions";
#address-cells = <1>;
#size-cells = <1>;
partition@0 {
label = "u-boot";
reg = <0x0 0x20000>;
read-only;
};
partition@200000 {
label = "factory";
reg = <0x200000 0x40000>;
read-only;
};
partition@240000 {
label = "Config";
reg = <0x240000 0x400000>;
read-only;
};
partition@640000 {
compatible = "denx,uimage";
label = "firmware";
reg = <0x640000 0x1400000>;
};
};
};
keys {
compatible = "gpio-keys";
reset {
label = "reset";
gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
linux,code = <KEY_RESTART>;
};
zwave {
label = "zwave";
gpios = <&gpio0 12 GPIO_ACTIVE_LOW>;
linux,code = <BTN_0>;
};
wps {
label = "wps";
gpios = <&gpio0 14 GPIO_ACTIVE_LOW>;
linux,code = <KEY_WPS_BUTTON>;
};
};
leds {
compatible = "gpio-leds";
zwave {
label = "na930:blue:zwave";
gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
};
status {
label = "na930:blue:status";
gpios = <&gpio2 26 GPIO_ACTIVE_LOW>;
trigger-sources = <&ohci_port1>, <&ehci_port1>;
linux,default-trigger = "usbport";
};
service {
label = "na930:blue:service";
gpios = <&gpio2 28 GPIO_ACTIVE_LOW>;
};
led_power: power {
label = "na930:blue:power";
gpios = <&gpio2 29 GPIO_ACTIVE_LOW>;
};
};
gpio_export {
compatible = "gpio-export";
#size-cells = <0>;
telit {
gpio-export,name = "telit";
gpio-export,output = <1>;
gpios = <&gpio0 13 GPIO_ACTIVE_HIGH>;
};
};
};
&state_default {
gpio {
ralink,group = "i2c", "rgmii2", "spi", "ephy";
ralink,function = "gpio";
};
uartf_gpio {
ralink,group = "uartf";
ralink,function = "gpio uartf";
};
};
&uart {
status = "okay";
};
&gpio1 {
status = "okay";
};
&gpio2 {
status = "okay";
};
&ethernet {
status = "okay";
pinctrl-names = "default";
pinctrl-0 = <&rgmii1_pins &mdio_pins>;
mediatek,portmap = "llllw";
port@4 {
status = "okay";
phy-handle = <&phy4>;
phy-mode = "rgmii";
};
port@5 {
status = "okay";
phy-handle = <&phy5>;
phy-mode = "rgmii";
};
mdio-bus {
status = "okay";
phy4: ethernet-phy@4 {
reg = <4>;
phy-mode = "rgmii";
};
phy5: ethernet-phy@5 {
reg = <5>;
phy-mode = "rgmii";
};
};
};
&gsw {
mediatek,port4 = "gmac";
};
&ehci {
status = "okay";
};
&ohci {
status = "okay";
};