1
0
mirror of https://git.openwrt.org/openwrt/openwrt.git synced 2024-06-20 07:38:28 +02:00
openwrt/target/linux/ramips/dts/mt7620a_dlink_dwr-118-a2.dts
Adrian Schmutzler e4ce3109f2 ramips: simplify state_default/pinctrl0 in device DTS files
The node pinctrl0 is already set up in the SOC DTSI files, but
defined again as member of pinctrl in most of the device DTS(I)
files. This patch removes this redundancy for the entire ramips
target.

Signed-off-by: Adrian Schmutzler <freifunk@adrianschmutzler.de>
2019-12-23 02:24:55 +01:00

181 lines
2.7 KiB
Plaintext

/dts-v1/;
#include "mt7620a.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
/ {
compatible = "dlink,dwr-118-a2", "ralink,mt7620a-soc";
model = "D-Link DWR-118 A2";
aliases {
led-boot = &led_internet;
led-failsafe = &led_internet;
};
keys {
compatible = "gpio-keys";
wps {
label = "wps";
gpios = <&gpio0 12 GPIO_ACTIVE_LOW>;
linux,code = <KEY_WPS_BUTTON>;
};
reset {
label = "reset";
gpios = <&gpio0 13 GPIO_ACTIVE_LOW>;
linux,code = <KEY_RESTART>;
};
};
leds {
compatible = "gpio-leds";
wan {
label = "dwr-118-a2:green:wan";
gpios = <&gpio3 0 GPIO_ACTIVE_LOW>;
};
led_internet: internet {
label = "dwr-118-a2:green:internet";
gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
};
lan {
label = "dwr-118-a2:green:lan";
gpios = <&gpio2 1 GPIO_ACTIVE_LOW>;
};
wlan2g {
label = "dwr-118-a2:green:wlan2g";
gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
};
usb {
label = "dwr-118-a2:green:usb";
gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
trigger-sources = <&ohci_port1>, <&ehci_port1>;
linux,default-trigger = "usbport";
};
};
gpio_export {
compatible = "gpio-export";
#size-cells = <0>;
usb {
gpio-export,name = "usb";
gpio-export,output = <1>;
gpios = <&gpio1 14 GPIO_ACTIVE_HIGH>;
};
};
};
&gpio1 {
status = "okay";
};
&gpio2 {
status = "okay";
};
&gpio3 {
status = "okay";
};
&spi0 {
status = "okay";
flash@0 {
compatible = "jedec,spi-nor";
reg = <0>;
spi-max-frequency = <50000000>;
partitions {
compatible = "fixed-partitions";
#address-cells = <1>;
#size-cells = <1>;
partition@0 {
label = "jboot";
reg = <0x0 0x10000>;
read-only;
};
partition@10000 {
compatible = "amit,jimage";
label = "firmware";
reg = <0x10000 0xfe0000>;
};
config: partition@ff0000 {
label = "config";
reg = <0xff0000 0x10000>;
read-only;
};
};
};
};
&ehci {
status = "okay";
};
&ohci {
status = "okay";
};
&state_default {
default {
ralink,group = "ephy", "uartf", "spi refclk", "wled";
ralink,function = "gpio";
};
};
&pcie {
status = "okay";
};
&pcie0 {
wifi@0,0 {
reg = <0x0000 0 0 0 0>;
ieee80211-freq-limit = <5000000 6000000>;
mtd-mac-address = <&config 0xe4a8>;
mtd-mac-address-increment = <(2)>;
led {
led-sources = <2>;
led-active-low;
};
};
};
&ethernet {
status = "okay";
mediatek,portmap = "wllll";
pinctrl-names = "default";
pinctrl-0 = <&rgmii1_pins &mdio_pins>;
port@4 {
status = "okay";
phy-handle = <&phy0>;
phy-mode = "rgmii";
};
mdio-bus {
status = "okay";
phy0: ethernet-phy@0 {
reg = <0>;
phy-mode = "rgmii-rxid";
};
};
};
&gsw {
mediatek,port4 = "gmac";
mediatek,ephy-base-address = /bits/ 16 < 2 >;
};